Design and implementation of the FPGA-based chaotic van der pol oscillator
Küçük Resim Yok
Tarih
2018
Yazarlar
Dergi Başlığı
Dergi ISSN
Cilt Başlığı
Yayıncı
Ceyhun YILMAZ
Erişim Hakkı
info:eu-repo/semantics/openAccess
Özet
In this study, the chaotic Van der Pol system was implemented for real-time chaos applications on FPGA chip. The chaotic Van der Pol system was also modelled numerically by using the Euler algorithm ODE (Ordinary Differential Equation) solver on Matlab. Numerical structure of the chaotic Van der Pol oscillator designed on Matlab was taken as reference for the design of FPGA-based chaotic Van der Pol oscillator unit. The chaotic Van der Pol system was coded in Very High-Speed Integrated Circuits Hardware Description Language (VHDL) with 32-bit IEEE-754-1985 floating point number standard. The designed chaotic Van der Pol system was synthesized in the Xilinx ISE Project Navigator program and was implemented on the Xilinx VIRTEX-6 chip family, XC6VLX75T device, FF784 package. The maximum operating frequency of the FPGA-based chaotic Van der Pol oscillator unit obtained from Place and Route processes was 498.728 MHz. Additionally, chip statistics of the FPGA-based Van der Pol oscillator were presented.
Açıklama
Anahtar Kelimeler
FPGA Chips|Van Der Pol Oscillator|VHDL|Euler Algorith|Chaotic Systems
Kaynak
International Advanced Researches and Engineering Journal
WoS Q Değeri
Scopus Q Değeri
Cilt
2
Sayı
3
